N32925U3DN

N32925U3DN

Supplier: NUVOTON
Product Family: ARM9 MPUs
1.1 Host (12 Mbps): 1
SRAM: 8K
JPEG Codec: Y
Stacked SDRAM (bit): 16Mx16 DDR2
ADC for MIC Input: Y(support optional channel for audio line-in)
JTAG: Y
CMOS Sensor1: Y(CCIR601 / CCIR656 I/F, 3M pixel)
May we help you?
Lothar Brodbeck | +49 7031 6136 266 | l.brodbeck@vimos-technologies.com
Contact us
Supplier:NUVOTON|Product Family:ARM9 MPUs|NAND Flash, No. of ECC bits:|CPU:926|Max Speed:240... more
Product information "N32925U3DN"
Supplier:NUVOTON|Product Family:ARM9 MPUs|NAND Flash, No. of ECC bits:|CPU:926|Max Speed:240 MHz|I Cache:8K|D Cache:8K|SRAM:8K|Stacked SDRAM (bit):16Mx16 DDR2|SPI Flash I/F:Y|SD / SDIO:3(two hardware host controllers)|1.1 Host (12 Mbps):1|USB 2.0 Host (480 Mbps):1|Device (FS / HS):HS|2D GFX:|JPEG Codec:Y|Video Codec:H.264 Codec MJPEG Codec|RGB Color (bits):24|Max. Resolution:XGA(1024 x 768)|SAR ADC:Y(supports 12-bit SARADC)24-bit _-_ ADC:|ADC for MIC Input:Y(support optional channel for audio line-in)|Touch Panel (Wire):4/5|Stereo DAC (bits):16|JTAG:Y|Ethernet 10/100 MAC:Y|CMOS Sensor1:Y(CCIR601 / CCIR656 I/F, 3M pixel)|GPIO (Max):80|UART:2|I2C:1|SPI:2(Only one hardware SPI controller to support two SPI device with two chip selection signals)|RTC:Y|PWM:4|TV Output:Y|I2S:Y|Core Voltage (V):1.2|I/O Voltage (V):3.3Package:LQFP-128 (MCP)|Status:Mass Production|I/O:|I2S/ AC97:|ADC:|Operating Temp. Range (ÁC ):|SDRAM:|SPI Flash, No. of I/O Pins:|USB 2.0 HS Device:|2D Graphics:|TFT LCD:|External Bus Interface:
Related links to "N32925U3DN"
prev more
Product Details "N32925U3DN"
Supplier: NUVOTON
Product Family: ARM9 MPUs
1.1 Host (12 Mbps): 1
SRAM: 8K
JPEG Codec: Y
Stacked SDRAM (bit): 16Mx16 DDR2
ADC for MIC Input: Y(support optional channel for audio line-in)
JTAG: Y
CMOS Sensor1: Y(CCIR601 / CCIR656 I/F, 3M pixel)
Max Speed: 240 MHz
Stereo DAC (bits): 16
Core Voltage (V): 1.2
Max. Resolution: XGA(1024 x 768)
CPU: 926
D Cache: 8K
Touch Panel (Wire): 4/5
Device (FS / HS): HS
PWM: 4
TV Output: Y
Ethernet 10/100 MAC: Y
RGB Color (bits): 24
UART: 2
RTC: Y
USB 2.0 Host (480 Mbps): 1
GPIO (Max): 80
SAR ADC: Y(supports 12-bit SARADC)24-bit _-_ ADC
I Cache: 8K
SD / SDIO: 3(two hardware host controllers)
Video Codec: H.264 Codec MJPEG Codec
I/O Voltage (V): 3.3Package
SPI: 2(Only one hardware SPI controller to support two SPI device with two chip selection signals)
I2C: 1
SPI Flash I/F: Y
I2S: Y
prev more
Downloads

For datasheets or application notes please contact our Team.

Your last viewed articles
Click here to opt-out of Google Analytics